74LS393 DATASHEET PDF

74LS, 74LS Datasheet, 74LS Dual 4-bit Binary Counter Datasheet, buy 74LS, 74LS pdf, ic 74LS 74LS SN74LSNSR. ACTIVE. SO. NS. Green (RoHS. & no Sb/ Br). CU NIPDAU. LevelC-UNLIM. 0 to 74LS SNJ54LSFK. Each of these 74LS monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit.

Author: Kazigal Gardakree
Country: Mayotte
Language: English (Spanish)
Genre: Travel
Published (Last): 16 May 2010
Pages: 369
PDF File Size: 7.30 Mb
ePub File Size: 18.28 Mb
ISBN: 392-3-93996-269-8
Downloads: 73923
Price: Free* [*Free Regsitration Required]
Uploader: Marr

These versatile nixie tubes can allow for a variety of characters and digits with different styles. For this clock, I decided to go with the traditional 7-segment display to show the time.

Below is the pinout of the B nixie: I originally planned on using a Mostek MK 6-digit clock chip that multiplexes the digits. However, after trying the chip out with two nixies, I found that the brightness was not very strong. I tossed this idea out and decided to drive the nixies directly, using BCD-to-7segment decoder chips.

One advantage to use what is essentially a binary clock with 7-segment decoders is to have small neon bulbs or LEDs driven directly from the BCD outputs. I planned on placing the neon bulbs under each digit, so if you’re plain then look at the Bs and if you’re a geek then look at the binary below.

However, that didn’t work out due to complications with the circuitury and the amount of room in the clock case I made. Click here for the schematic diagram of the four B nixie clock.

I experimented with using 74LS dual binary counter chips. In the process of constructing the clock, I found that these chips were extremely sensitive to noise. If you used 60Hz from mains and fed it into thethere was still some noise passing through that would make the 74LS’s go haywire.

I never had a problem with this in my other two clocks that run off mains, and I discovered the reason after taking a closer look at the datasheets. The datasheet says the chip was designed to have a strong tolerance for noise, and there is no mention of this in the 74LS datasheet. I figure since the latter was normally used in older computer systems, the power supply and input signals are expected to be well-filtered and free of noise.

After discovering this noise problem, I swapped them around. I used the for the first stage to divide 60Hz to 10Hz. I figured that with the in the front, it would buffer out more of the noise and generate a cleaner clock pulse for the 74LS chips. This configuration helped solve the problem. I designed the clock circuitury hoping to achieve a perfect design that uses all of the logic available in all of the chips I would need.

  DONDE TERMINA EL ARCOIRIS DE CECELIA AHERN PDF

I came to a point where I thought I had gotten the design, so I proceed to build the clock. After overcoming the noise problem with the 74LSs in the clock, I learned of another minor design issue. The 74LS clock input triggers on a falling-edge of a square wave when the square wave signal drops from a logic 1 to 0.

The and triggers on the rising-edge. It took some experimentation before I could get the signals to work correctly between the chips. For the ten hours, I didn’t want to waste another 74LS and chip just to display zero and one.

(PDF) 74LS393 Datasheet download

The other segments for the zero are all wired together and switched on and off by dxtasheet flip-flop. As a result, when the clock is turned on, the 1 is always on.

The “C” that is switched on to make a zero comes on when the clock is in the single digit hours. When the clock goes to 10, 11, or 12, the “C” is turned off so the digit 1 appears. I realized a design flaw when I finished the clock. The fundamentals of my binary clock circuitry was based on Hans Summer’s binary clock, but his operates in hour mode.

74LS Datasheet PDF – Texas Instruments

I personally prefer hour mode. I was faced with the problem of the clock starting 7l4s393 00 hours, but the clock does count nicely to 12 and resets back to dataxheet So much for the “perfect” design that used all of the chips wisely.

I figured that if the clock was going to roll over to 00 hours, I’d need a “double” pulse to get the hours to automatically advance to 01 hours.

As you can see in the 74ls39, the portion marked in blue uses two AND gates and one inverter gate. Most chips come with four AND gates in one, or 6 inverters in one. Datashet would’ve been a bad waste of chips, so I decided to do the remaining logics the old school way I found a “trait” of the 7-segment zero digit, segment F has to be on and segment G has to be off.

None of the other digits have this trait. The inverter using a transistor and resistor changes the “off” G into a logic 1 for the AND gate. The two diode AND gate, one connected to segment F and one to the inverted segment G, will produce a logic 1 only when segment F is on and segment G is off. The reason is because if segment F is off or segment G 74ls33 on inverter produces a logic 0then the diode s will pull 74ls3993 the output to ground and produce a logic 0.

  BRENDA JACKSON MADARIS SERIES PDF

Therefore, both diodes have to have a logic 1 in order to allow the output to rise to a logic 1.

So, when the hours runs to 13, the AND gate will reset the hours to zero, then the DRL will produce a logic 1 because it senses 00 hours.

Without the K resistor and 0. Recall that the 74LSs trigger on a falling edge, not a rising edge. I think if the 74LS operated on a rising edge, the dataeheet might work without the capacitor and resistor.

However, I had to delay the pulse from the DRL until the 10 minutes counter finished sending its clock pulse to the 1 hours counter. The pulse goes high then low, and datssheet falling edge triggers the 74LS Then the DRL output goes high so the capacitor starts to charge up.

This current draw will pull up the clock input of the 74LS to a logic 1 momentarily. When the capacitor stops charging up, the 22K pull-down dataseet pulls the clock input down to a logic 0.

Nixie Clock Version 3

This falling edge triggers the 74LS to advance one more time. There, you have it, 74ls33 “double” pulse to get rid of the 00 hours.

I built a case out of cedar, and the amount of space I had inside the case was rather datasheer so I was unable to pursue my idea of using neon bulbs or LEDs for displaying the binary time directly from the 74LS counters.

Even a seconds display can be added to this circuit, simply add two more decoder chips on U3b and U4a. A colon indicator can be added by using the 1Hz pulse off pin 5 of U3a. I also found out that the circuitry draws a good amount of current so I couldn’t simply obtain low voltage from the 74ls3393 doubler and regulate it for the low voltage supply like I could in my first two nixie clocks.

I had to use a very small 8-volt transformer that just barely fits inside the case to supply the low voltage power. Anyway, on to the dataeheet. Assembly and Testing Completed view of assembly bottom view Back to Top.